Overview
In the final project for a course on digital logic, I collaborated with three group members to create a novel PacMan implementation on Field Programmable Gate Array (FPGA) using VHDL.
This page is a work-in-progress, as I have not yet completed the process of summarizing key elements of the project for my portfolio. For now, you can refer to the project write-up, and the proof-of-concept video!